

27512 512K (64K x 8) PRODUCTION AND UV ERASABLE PROM

- **■** Software Carrier Capability
- 170 ns Maximum Access Time
- Two-Line Control
- inteligent Identifier™ Mode
 Automated Programming Operations
- **TTL Compatible**

- Low Power
 - 125 mA max. Active
 - 40 mA max. Standby
- inteligent Programming™ Algorithm
- Available in 28-Pin Cerdip

(See packaging spec order #231369)

The Intel 27512 is a 5V-only, 524,288-bit ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM) organized as 64K words by 8 bits. This ensures compatibility with high-performance microprocessors, such as the Intel 8 MHz iAPX 286, allowing full speed operation without the addition of performance-degrading WAIT states. The 27512 is also directly compatible with Intel's 8051 family of microcontrollers.

The 27512 enables implementation of new, advanced systems with firmware intensive architectures. The combination of the 27512's high-density, cost-effective EPROM storage, and new advanced microprocessors having megabyte addressing capability provides designers with opportunities to engineer user-friendly, high-reliability, high-performance systems.

The 27512's large storage capability of 64 K-bytes enables it to function as a high-density software carrier. Entire operating systems, diagnostics, high-level language programs and specialized application software can reside in a 27512 EPROM directly on a system's memory bus. This permits immediate microprocessor access and execution of software and eliminates the need for time-consuming disk accesses and downloads.

Two-line control and JEDEC-approved, 28-pin packaging are standard features of all Intel high-density EPROMs. This assures easy microprocessor interfacing and minimum design efforts when upgrading, adding, or choosing between nonvolatile memory alternatives.

The 27512 is manufactured using Intel's advanced HMOS *II-E technology.

*HMOS is a patented process of Intel Corporation.





Figure 1. Block Diagram

231088-1

Pin Names

A ₀ -A ₁₅	Addresses
CE	Chip Enable
ŌE/V _{PP}	Outputs Enable/Vpp
O ₀ -O ₇	Outputs
D.U.	Don't Use

27256 27C256	27128A 27C128	2764A 27C64 87C64	2732A	2716
Vpp	V _{PP}	Vpp		
A ₁₂	A ₁₂	A ₁₂	ļ	
· A7	. A ₇	A ₇	A ₇	Α7
A ₆	A ₆	A ₆	A ₆	A ₆
A ₅	A ₅	A ₅	A ₅	A ₅
A ₄	A ₄	A ₄	A ₄	A4
A ₃	A ₃	A ₃	A ₃	A ₃
A ₂	A ₂	A ₂	A ₂	A ₂
A1	A ₁	A ₁	A ₁	A ₁
A ₀	A ₀	A ₀	A ₀	A ₀
00	00	00	00	00
01	01	0,	01	01
02	02	02	02	O ₂
GND	GND	GND	GND	GND



2716	2782A	2764A 27C84 87C64	27128 27128A	27256 27C256
		V _{CC}	V _{CC}	Vcc
		PGM	PGM	A ₁₄
Vcc	Vcc	N.C.	A ₁₃	A ₁₃
A ₆	A ₈	Ae	A ₈	A ₈
Ag	A ₉	Ag	Ag	Ag
Vpp	A ₁₁	Att	A ₁₁	A ₁₁
ŌĒ	ŌE/V _{PP}	ŌĒ	ŌĒ	ŌΈ
A ₁₀	A ₁₀	A ₁₀	A ₁₀	A ₁₀
ĈĒ	Œ	CE ALE/CE	, CE	CE
07	07	07	07	07
06	O ₆	06	06	06
05	O ₅	05	05	05
04	04	O ₄	04	04
O ₃	03	O ₃	O ₃	O ₃

Figure 2. Pin Configurations

EXTENDED TEMPERATURE (EXPRESS) EPROMs

The Intel EXPRESS EPROM family is a series of electrically programmable read only memories which have received additional processing to enhance product characteristics. EXPRESS processing is available for several densities of EPROM, allowing the choice of appropriate memory size to match system applications. EXPRESS EPROM products are available with 168 ±8 hours, 125°C dynamic burn-in using Intel's standard bias configuration. This process exceeds or meets most industry specifications of burn-in. The standard EXPRESS EPROM operating temperature range is 0°C to 70°C. Extended operating temperature range (-40°C to +85°C) EX-PRESS products are available. Like all Intel EPROMs, the EXPRESS EPROM family is inspected to 0.1% electrical AQL. This may allow the user to reduce or eliminate incoming inspection testing.

EXPRESS EPROM PRODUCT FAMILY

PRODUCT DEFINITIONS

Туре	Operating Temperature	Burn-in 125°C (hr)
Q	0°C to +70°C	168 ±8
Т	-40°C to +85°C	None
L	-40°C to +85°C	168 ±8

EXPRESS OPTIONS

27512 VERSIONS

Packaging Op	tions
Speed Versions	Cerdip
-2	Q
-STD, -25, -30	Q, T, L
-3	L



READ OPERATION


D.C. CHARACTERISTICS

Electrical parameters of EXPRESS EPROM products are identical to standard EPROM parameters except for:

Symbol	Parameter		7512 7512	Test
		Min	Max	Conditions
I _{SB}	V _{CC} Standby Current (mA)		50	CE = VIH, OE/VPP = VIL
I _{CC1} ⁽¹⁾	V _{CC} Active Current (mA)		150	OE/V _{PP} = CE = V _{IL}
	V _{CC} Active Current at High Temperature (mA)		125	OE/V _{PP} = CE = V _{IL} T _{Ambient} = 85°C

NOTE

1. The maximum current value is with outputs 0_0 to 0_7 unloaded.



Burn-In Bias and Timing Diagrams



ABSOLUTE MAXIMUM RATINGS*

 *Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

READ OPERATION

D.C. CHARACTERISTICS $0^{\circ}C \le T_A \le +70^{\circ}C$

Symbol	Parameter		Limits		Units	Test
Symbol	Farameter	Min	Typ(2)	Max	Jinto	Conditions
լը	Input Load Current			10	μА	$V_{IN} = 0V \text{ to } V_{CC}$
ILO	Output Leakage Current			10	μΑ	$V_{OUT} = 0V \text{ to } V_{CC}$
ISB ⁽⁴⁾	V _{CC} Current Standby		20	40	mA	CE = VIH
ICC1 ⁽⁴⁾	V _{CC} Current Active		90	125	mA	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$
V _{IL}	Input Low Voltage	-0.1		+ 0.8	٧	
V _{IH}	Input High Voltage	2.0		V _{CC} + 1	V	
V _{OL}	Output Low Voltage			0.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage	2.4			V	$I_{OH} = -400 \mu\text{A}$

+ 70°C
VI
∨ T
ပ္
<u>ဗ</u>
ĭST
旦
¥ 2
Ĭ
ပ
ď

Versions(5, 6)	V _{CC} ±5%	27512-	27512-170V05	275	27512-2	27.	27512	575	27512-3		Toct
	$V_{CC}\pm10\%$	i.		275 27512-	27512-20 27512-200V10	2751	27512-25	2751	27512-30	Units	Conditions
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min Max	Мах		
tacc	Address to Output Delay		170		200		250		300	SE.	$\overline{CE} = \overline{OE}/V_{PP} = V_{IL}$
tce	CE to Output Delay		170		200		250		300	su	$\overline{OE}/V_{PP} = V_{IL}$
toe	OE/Vpp to Output Delay		09		52		100		120	su	CE = VIL
t _{DF} (3)	OE/Vpp High to Output Float	0	09	0	22	0	09	0	105	SU	ČE = V _{IL}
t _{OH} (3)	Output Hold from Addresses CE or OE/Vpp Whichever Occurred First	0		0		0		0		ns	$\overline{\text{CE}} = \overline{\text{OE}}/V_{pp} = V_{lL}$


Voc. must be applied simultaneously or before OE/Vpp and removed simultaneously or after OE/Vpp.
 Typical values are for T_A = 25°C and nominal supply voltages.
 Typical values are for T_A = 25°C and nominal supply voltages.
 This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.
 The maximum current value is with outputs 0₀-0₇ unloaded.
 Packaging options: No prefix = Cerdip.
 Packaging options: No prefix = Cerdip.
 All products with the 6-digit speed identifier are produced on compacted HMOS II-E technology.




CAPACITANCE(2) TA = 25°C, f = 1 MHz

Symbol	Parameter	Typ(1)	Max	Units	Conditions
C _{IN}	Input Capacitance	4	6	рF	$V_{iN} = 0V$
C _{OUT}	Output Capacitance	8	12	рF	$V_{OUT} = 0V$
COE/VPP	OE/V _{PP} Capacitance	18	25	рF	$V_{IN} = 0V$


A.C. TESTING INPUT/OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT



A.C. WAVEFORMS



- 1. Typical values are for T_A = 25°C and nominal supply voltages.
 2. This parameter is only sampled and is not 100% tested.
 3. $\overline{\text{OE}}/\text{Vpp}$ may be delayed up to t_{CE} — t_{OE} after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} .



DEVICE OPERATION

The modes of operation of the 27512 are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for OE/V_{PP} and 12V on A9 for int_eligent identifier mode.

Read Mode

The 27512 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{OE}) is the power control and should be used for device selection. Output Enable (\overline{OE}/V_{PP}) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, the address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}) . Data is available at the outputs after a delay of t_{OE} from the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least t_{ACC} - t_{OE} .

Standby Mode

The 27512 has a standby mode which reduces the maximum active current from 125 mA to 40 mA. The 27512 is placed in the standby mode by applying a TTL-high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}/\text{Vpp}$ input.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, Intel has provided 2 control lines which accommodate this multiple memory connection. The two control lines allow for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To use these two control lines most efficiently, $\overline{\text{CE}}$ should be decoded and used as the primary device selecting function, while $\overline{\text{OE}}/\text{Vpp}$ should be made a common connection to all devices in the array and connected to the $\overline{\text{READ}}$ line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are active only when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by the falling and rising edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control and by properly selected decoupling capacitors. It is recommended that a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 µF bulk electrolytic capacitor should be used between V_{CC} and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage droop caused by the inductive effects of PC board traces. This inductive effect should be further minimized through special layout considerations such as larger traces and gridding (refer to High Speed Memory System Design Using the 2147H, AP-74). In particular, the V_{SS} (Ground) plane should be as stable as possible.

Table 1. Operating Modes

Pins	ĊĒ	ŌĒ/V _{PP}	Ag	A ₀	Vcc	Outputs
Mode					•	
Read	V _{IL}	V _{IL}	χ(1)	X	5.0V	D _{OUT}
Output Disable	V _{IL}	V _{tH}	X	X	V _{CC}	High Z
Standby	V _{IH}	х	Х	Х	V _{CC}	High Z
Program	V _{IL}	V _{PP} (3)	Х	Х	6.0V	D _{IN}
Verify	V _{IL}	VIL	X	Х	6.0V	D _{OUT}
Program Inhibit	V _{IH}	V _{PP} (3)	Х	х	6.0V	High Z
Inteligent —Manufacturer	V _{IL}	V _{IL}	V _H (2)	V _{IL}	5.0V	89H
Identifier(4) —Device	V _{IL}	V _{IL}	V _H (2)	V _{IH}	5.0V	0DH

NOTES:

3.
$$V_{PP} = 12.5 \pm 0.5V$$
.

4.
$$A_{1}$$
- A_{8} , A_{10} - A_{13} = V_{IL} , A_{14} , A_{15} = V_{IH} .

^{1.} X can be VIH or VIL.

^{2.} $V_H = 12.0 \text{V} \pm 0.5 \text{V}$.



PROGRAMMING MODES

Caution: Exceeding 14.0V on OE/V_{PP} will permanently damage the device.

Initially, and after each erasure, all bits of the EPROM are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure (Cerdip EPROMs).

The EPROM is in the programming mode when the \overline{OE}/V_{PP} input is raised to its programming voltage (see Table 2) and \overline{CE} is at TTL-low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

Program Inhibit

Programming of multiple 25712s in parallel with different data is easily accomplished by using the Program Inhibit mode. A high-level CE input inhibits the other 27512s from being programmed.

Except for \overline{CE} , all inputs of the parallel 27512s may be common. A TTL low-level pulse applied to the \overline{CE} input with \overline{OE}/V_{PP} at its programming voltage will program the selected 27512.

Verify

A verify (read) should be performed on the programmed bits to determine that they have been correctly programmed. The verify is performed with $\overleftarrow{OE}/V_{PP}$ and \overleftarrow{CE} at V_{IL} and V_{CC} is at its programming voltage. Data should be verified t_{DV} after the falling edge of \overleftarrow{CE} .

inteligent Identifier™ Mode

The inteligent Identifier Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be pro-

grammed with its corresponding programming algorithm. This mode is functional in the 25°C \pm 5°C ambient temperature range that is required when programming the device.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the EPROM. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during the intelligent Identifier Mode, except for A14 and A15 which should be held high.

Byte 0 (A0 = $V_{\rm IL}$) represents the manufacturer code and byte 1 (A0 = $V_{\rm IH}$) the device identifier code. These two identifier bytes are given in Table 1.

ERASURE CHARACTERISTICS (FOR CERDIP EPROMS)

The erasure characteristics are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the EPROM in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the device is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity \times exposure time) for erasure should be a minimum of 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 $\mu\text{W/cm}^2$ power rating. The EPROM should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose an EPROM can be exposed to without damage is 7258 Wsec/cm² (1 week @ 12000 $\mu\text{W/cm}^2$). Exposure of the device to high intensity UV light for longer periods may cause permanent damage.






Figure 5. inteligent Programming™ Flowchart

int_eligent Programming™ Algorithm

The inteligent Programming Algorithm programs Intel EPROMs using an efficient and reliable method particularly suited to the production programming environment. Typical programming time for individual devices are on the order of six minutes. Actual programming times may vary due to differences in programming equipment. Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. A flow-chart of the inteligent Programming Algorithm is shown in Figure 4.

The inteligent Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial pulse(s) is one millisecond, which will then be followed by a longer overprogram pulse of length 3X msec. X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular location, before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the overprogram pulse is applied. The entire sequence of program pulses and byte verifications is performed at $V_{CC} = 6.0V$. When the inteligent Programming cycle has been completed, all bytes should be compared to the original data with $V_{CC} = 5.0V$.



TABLE 2. D.C. PROGRAMMING CHARACTERISTICS

 $T_A = 25 \pm 5$ °C

Symbol Parameter			Limits		Test Conditions
- ,	. arameter	Min	Max	Unit	(Note 1)
ILI	Input Current (All Inputs)		10	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$
V _{IL}	input Low Level (All Inputs)	-0.1	0.8	٧	
V _{IH}	Input High Level	2.0	V _{CC} + 1	٧	
V _{OL}	Output Low Voltage During Verify		0.45	٧	I _{OL} 2.1 mA
V _{OH}	Output High Voltage During Verify	2.4		٧	$I_{OH} = -400 \mu\text{A}$
ICC2 ⁽⁴⁾	V _C Supply Current (Program & Verify)		125	mA	
I _{PP2} ⁽⁴⁾	V _{PP} Supply Current (Program)		40	mA	CE = VIL, OE/VPP = VPP
V _{ID}	A ₉ inteligent Identifier Voltage	11.5	12.5	٧	
V _{PP}	inteligent Programming Algorithm	12.0	13.0	٧	
V _{CC}	inteligent Programming Algorithm	5.75	6.25	٧	

A.C. PROGRAMMING CHARACTERISTICS

 $T_{\Delta} = 25 \pm 5^{\circ}C$

Symbol	Parameter	Limits				Conditions*
		Min	Тур	Max	Unit	(Note 1)
tas	Address Setup Time	2			μs	
toes	OE/V _{PP} Setup Time	2			μs	
t _{DS}	Data Setup Time	2		-	μs	
t _{AH}	Address Hold Time	0			μs	
t _{DH}	Data Hold Time	2			μs	
t _{DFP}	Output Enable to Output Float Delay	0		130	ns	(Note 3)
t _{VCS}	V _{CC} Setup Time	2			μs	(Note 1)
t _{PW}	CE Initial Program Pulse Width	0.95	1.0	1.05	ms	inteligent Programming
tOPW	CE Overprogram Pulse Width	2.85		78.75	ms	(Note 2)
^t OEH	OE/V _{PP} Hold Time	2			μs	
t _{DV}	Data Valid from CE			1	μs	
t _{VR}	OE/V _{PP} Recovery Time	2			μs	
^t PRT	OE/V _{PP} Pulse Rise Time During Programming	50			ns	

*A.C. CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%)	.20 ns
Input Pulse Levels 0.45V t	io 2.4V
Input Timing Reference Level0.8V an	d 2.0V
Output Timing Reference Level0.8V an	d 2.0V


NOTES:

- 1. V_{CC} must be applied simultaneously or before \overline{O} E/V_{PP} and removed simultaneously or after \overline{O} E/V_{PP}.
- 2. The length of the overprogram pulse (intelligent Programming Algorithm) may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value X.
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.
- 4. The maximum current value is with outputs O_0 to O_7 unloaded.

and the same transport application of the



PROGRAMMING WAVEFORMS



- 1. The Input Timing Reference Level is 0.8V for V_{IL} and 2.0V for a V_{IH} . 2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.

REVISION HISTORY

Number	Description				
07	Revised Pin Configuration, Express Options D.C. Characteristics- I_{LI} Test Conditions- $V_{IN} = 0$ V to V_{CC} D.C. Characteristics- I_{LO} Test Conditions- $V_{OUT} = 0$ V to V_{CC} Deleted -200V05 Speed Bin				